

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
09/911,581	07/25/2001	Takahiro Ohnakado	401308	6065		
23548 75	590 01/30/2004		EXAM	EXAMINER		
LEYDIG VOIT & MAYER, LTD			RICHARDS	RICHARDS, N DREW		
700 THIRTEEN SUITE 300	NIH SI. NW		ART UNIT	PAPER NUMBER		
	ON, DC 20005-3960		2815			
			DATE MAILED: 01/30/2004	4		

Please find below and/or attached an Office communication concerning this application or proceeding.

		App	lication No.	Applicant(s)	Applicant(s)				
Office Action Summary		09/9	11,581	OHNAKADO, TA	OHNAKADO, TAKAHIRO				
		Exar	niner	Art Unit	1/4				
<u> </u>		N. Di	rew Richards	2815	MU				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status									
1)	Responsive to communication(s) filed of	n 30 Decemb	per 2003.						
<i>'</i> —	This action is FINAL . 2b)⊠ This action is non-final.								
3)□									
Dispositi	on of Claims	•	•	·					
4) 🖂	Claim(s) <u>1-8 and 13-16</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)🖂	Claim(s) <u>1-4</u> is/are allowed.								
6)🖂	☑ Claim(s) <u>5,6,13 and 16</u> is/are rejected.								
7) 🖾	Claim(s) <u>7,8,14,15</u> is/are objected to.								
8)□	Claim(s) are subject to restriction	n and/or elect	ion requirement.						
Applicati	on Papers								
9) ☐ The specification is objected to by the Examiner.									
10)⊠ The drawing(s) filed on <u>25 July 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.									
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority under 35 U.S.C. §§ 119 and 120									
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. a) The translation of the foreign language provisional application has been received. 									
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.									
Attachment(s)									
	e of References Cited (PTO-892)		4) 🔲 Interview	Summary (PTO-413) Paper No	o(s)				
2) Notic	e of Draftsperson's Patent Drawing Review (PTO- nation Disclosure Statement(s) (PTO-1449) Paper	•		Informal Patent Application (PT	• • ——				

Application/Control Number: 09/911,581

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 5, 6, 13 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ma et al. (U.S. Patent No. 5939753) in view of Wang (U.S. Patent No. 6351363 B1).

With regard to claims 5 and 6, Ma et al. disclose in figures 8 and 10, a substrate 11, a Si MOS transistor 115 and an ESD protection circuit 160 in high frequency devices a a capacitor having lower and upper polysilicon electrodes and the transistor having a polysilicon gate. Ma et al. do not disclose the ESD circuit having a first lateral polysilicon diode on the substrate, the first lateral polysilicon diode having a forward direction and a reverse direction, wherein the first lateral polysilicon diode connects, in the forward direction, a high-frequency I/O signal line to an externally supplied voltage VDD.

Wang teaches an ESD circuit. Wang teaches in figure 3, an ESD circuit comprising a first lateral polysilicon diode 11 on a substrate, the diode having a forward direction and a reverse direction, wherein the diode connects, in the forward direction, a

Application/Control Number: 09/911,581

Art Unit: 2815

I/O signal line to an externally supplied voltage VDD. In combination, the diode of Wang would connect to a high-frequency I/O signal line of Ma et al.

Ma et al. teach the gate electrode being polysilicon and the first and second electrodes of the capacitor being polysilicon. Wang teach the diode being polysilicon. Ma et al. combined with Wang, the diode and lower electrode of the capacitor are from a first polysilicon layer and the upper electrode of the capacitor and the gate are from a second polysilicon layer. Whether formed simultaneously or in different steps, the limitation of the first lateral polysilicon diode and lower electrode of the capacitor being from a first polysilicon layer and the polysilicon gate being from a second polysilicon layer as claimed only structurally requires the device to have the capacitor electrodes, gate, and diode formed of polysilicon. The first polysilicon layer of Ma et al. (lower capacitor electrode) and the second polysilicon layer of Ma et al. (gate electrode) have a different dopant impurity concentration. Though the dopant impurity concentrations are not explicitly disclosed. Ma et al. teach the lower capacitor electrode being doped when it is formed (col. 4 lines 18-20) and then after the gate electrode is formed the lower capacitor electrode is doped in each doping step that dopes the gate electrode. Thus, the lower capacitor electrode will have a higher dopant impurity concentration than the gate electrode.

Ma et al. and Wang are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a lateral polysilicon diode connected between the I/O signal line and Vdd as the ESD protection circuit. The motivation for doing so is the use

Application/Control Number: 09/911,581

Art Unit: 2815

of lateral polysilicon diode provides faster ESD protection response as it is isolated from the substrate and has reduced parasistic substrate capacitance. Therefore, it would have been obvious to combine Ma et al. with Wang to obtain the invention of claims 5 and 6.

With regard to claim 13 and 16, Ma et al. disclose in figures 8 and 10, a substrate 11, a Si MOS transistor 115 and an ESD protection circuit 160 in high frequency devices a a capacitor having lower and upper polysilicon electrodes and the transistor having a polysilicon gate. Ma et al. do not disclose the ESD circuit having a first lateral polysilicon diode on the substrate, the first lateral polysilicon diode having a forward direction and a reverse direction, wherein the first lateral polysilicon diode connects, in the forward direction, ground to a high-frequency I/O signal line.

Wang teaches an ESD circuit. Wang teaches in figure 3, an ESD circuit comprising a first lateral polysilicon diode 11 on a substrate, the diode having a forward direction and a reverse direction, wherein the diode connects, in the forward direction, ground (VSS in figure 3, disclosed as ground on column 4 line 6) to an I/O signal line. In combination, the diode of Wang would connect to a high-frequency I/O signal line of Ma et al.

Ma et al. teach the gate electrode being polysilicon and the first and second electrodes of the capacitor being polysilicon. Wang teach the diode being polysilicon. Ma et al. combined with Wang, the diode and lower electrode of the capacitor are from a first polysilicon layer and the upper electrode of the capacitor and the gate are from a

Art Unit: 2815

second polysilicon layer. Whether formed simultaneously or in different steps, the limitation of the first lateral polysilicon diode and lower electrode of the capacitor being from a first polysilicon layer and the polysilicon gate being from a second polysilicon layer as claimed only structurally requires the device to have the capacitor electrodes, gate, and diode formed of polysilicon. The first polysilicon layer of Ma et al. (lower capacitor electrode) and the second polysilicon layer of Ma et al. (gate electrode) have a different dopant impurity concentration. Though the dopant impurity concentrations are not explicitly disclosed, Ma et al. teach the lower capacitor electrode being doped when it is formed (col. 4 lines 18-20) and then after the gate electrode is formed the lower capacitor electrode is doped in each doping step that dopes the gate electrode. Thus, the lower capacitor electrode will have a higher dopant impurity concentration than the gate electrode.

Ma et al. and Wang are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a lateral polysilicon diode connected ground and the signal line as the ESD protection circuit. The motivation for doing so is the use of a lateral polysilicon diode provides faster ESD protection response as it is isolated from the substrate and has reduced parasistic substrate capacitance. Therefore, it would have been obvious to combine Ma et al. with Wang to obtain the invention of claims 13 and 16.

Allowable Subject Matter

3. Claims 1-4 allowed. Applicant perfected their foreign priority on 11/3/03 to

overcome the rejection of claims 1-4.

4. Claims 7, 8, 14 and 15 are objected to as being dependent upon a rejected base

claim, but would be allowable if rewritten in independent form including all of the

limitations of the base claim and any intervening claims.

Response to Arguments

5. Applicant's arguments filed 11/3/03 have been fully considered but they are not

persuasive. Applicant argues that there is no description of the relative dopant

concentrations or thicknesses of the two polysilicon layer in Ma et al. This is not

persuasive as even though Ma et al. do not explicitly disclose relative dopant

concentrations the two polysilicon layers will necessarily have different dopant

concentration. This is because the first polysilicon layer is doped before formation of

the second polysilicon layer, then the first polysilicon is not masked and is thus further

doped in the subsequent doping/implantation steps with the second polysilicon layer.

Thus, the first polysilicon layer will have a higher concentration on the level of the

concentration of it's original doping.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to N. Drew Richards whose telephone number is (571)

Art Unit: 2815

272-1736. The examiner can normally be reached on M-F 8:00-5:30; Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

NDR

Tom Thomas Supervisory Patent Examiner Technology Center 2800